## What is claimed is:

- 1 1. A decoder circuit comprising:
- 2 a plurality of output nodes;
- 3 a charge sharing node;
- 4 a charge sharing enable generator adapted to assert a charge sharing enable
- 5 signal when an address changes; and
- a plurality of switching devices coupled to be responsive to the charge
- 5 sharing enable signal, wherein the plurality of switching devices are adapted to
- 8 conditionally couple two of the plurality of output nodes to the charge sharing node
- 9 concurrently.
- 1 2. The decoder circuit of claim 1 further comprising a charge recycling control
- circuit coupled to receive the charge sharing enable signal and produce a control
- 3 signal to control one of the plurality of switching devices.
- 1 3. The decoder circuit of claim 2 wherein the charge recycling control circuit
- 2 includes a tri-state driver adapted to conditionally drive one of the plurality of
- 3 output nodes.
- 1 4. The decoder circuit of claim 3 wherein the tri-state driver includes an
- 2 inverter having two additional transistors adapted to be turned off at the same time.
- 1 5. The decoder circuit of claim 1 wherein the charge sharing enable generator
- 2 includes a programmable delay element to influence a width of the charge sharing
- 3 enable signal.
- 1 6. The decoder circuit of claim 1 wherein the charge sharing enable generator
- 2 includes a fixed delay element to influence a width of the charge sharing enable
- 3 signal.

- The decoder circuit of claim 1 wherein the plurality of switching devices
- 2 comprise PMOS transistors.
- The decoder circuit of claim 1 wherein the plurality of switching devices
- 2 consists of PMOS transistors.
- 9. A decoder circuit comprising:
- a charge sharing enable generator adapted to produce a charge sharing
- 3 enable signal having a programmable width when an address changes;
- a first charge recycling control circuit coupled between the charge sharing

  enable generator and a first output node:
- a second charge recycling control circuit coupled between the charge sharing

  makes a second output node;
- 8 a first switching device responsive to the first charge recycling control
- 9 circuit coupled between a charge sharing node and the first output node; and
- a second switching device responsive to the second charge recycling control
- circuit coupled between the charge sharing node and the second output node.
- 10. The decoder circuit of claim 9 wherein the charge sharing enable generator
- includes a state machine adapted to detect a change in the address.
- 11. The decoder circuit of claim 9 wherein the first charge recycling control
- 2 circuit comprises a tri-state driver adapted to conditionally drive the first output
- 3 node.
- 12. The decoder circuit of claim 11 wherein the tri-state driver comprises:
- 2 two transistors coupled to form an inverter; and
- 3 two transistors adapted to turn off when the first switching device is on.

- 13. The decoder circuit of claim 9 wherein the first charge recycling control
- 2 circuit comprises a sequential element to detect whether the first output node will
- 3 change state.
- 1 14. An electronic system comprising:
- 2 a receiver adapted to receive communications signals;
- 3 a processor coupled to the receiver; and
- a memory coupled to the processor, the memory having a decoder circuit
- 5 that includes:
  - a plurality of output nodes;
- 7 a charge sharing node;
- 8 a charge sharing enable generator adapted to assert a charge sharing
- 9 enable signal when an address changes; and
- 10 a plurality of switching devices responsive to the charge sharing
- enable signal, wherein the plurality of switching devices are adapted to
- conditionally couple two of the plurality of output nodes to the charge
- 13 sharing node concurrently.
- 1 15. The electronic system of claim 14 wherein the decoder circuit further
- 2 comprises a charge recycling control circuit coupled to receive the charge sharing
- 3 enable signal and produce a control signal to control one of the plurality of
- 4 switching devices.
- 1 16. The electronic system of claim 15 wherein the charge recycling control
- 2 circuit includes a tri-state driver adapted to drive one of the plurality of output
- 3 nodes.
- 17. The electronic system of claim 16 wherein the tri-state driver includes an
- 2 inverter having two additional transistors adapted to be turned off at the same time.

- 1 18. The electronic system of claim 14 wherein the charge sharing enable
- 2 generator includes a programmable delay element to influence a width of the charge
- 3 sharing enable signal.
- 1 19. The electronic system of claim 14 wherein the charge sharing enable
- 2 generator includes a fixed delay element to influence a width of the charge sharing
- 3 enable signal.
- 1 20. A method comprising:
- 2 decoding a first address;
- 3 generating a charge sharing enable signal when the address changes from the
- 4 first address to a second address;
- 5 decoding the second address; and
- 6 sharing charge between a first decoder output node corresponding to the first
- 7 address and a second decoder output node corresponding to the second address.
- 1 21. The method of claim 20 wherein generating a charge sharing enable signal
- 2 comprises specifying a width of the charge sharing enable signal.
- 1 22. The method of claim 21 wherein specifying a width comprises setting a
- value of a programmable delay element.
- 1 23. The method of claim 20 wherein sharing charge comprises tri-stating a first
- 2 output driver adapted to conditionally drive the first decoder output node.
- 1 24. The method of claim 23 wherein sharing charge further comprises tri-stating
- a second output driver adapted to conditionally drive the second decoder output
- 3 node.

- 1 25. The method of claim 24 wherein sharing charge further comprises coupling
- 2 the first and second decoder output nodes together.